

From a Federated to an Integrated Architecture for Dependable Embedded Systems

H. Kopetz

TU Wien


September 2004

Report Documentation Page				Form Approved OMB No. 0704-0188	
Public reporting burden for the collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to a penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.					
1. REPORT DATE 01 FEB 2005		2. REPORT TYPE N/A		3. DATES COVERED -	
4. TITLE AND SUBTITLE From a Federated to an Integrated Architecture for Dependable Embedded Systems				5a. CONTRACT NUMBER	
				5b. GRANT NUMBER	
				5c. PROGRAM ELEMENT NUMBER	
6. AUTHOR(S)				5d. PROJECT NUMBER	
				5e. TASK NUMBER	
				5f. WORK UNIT NUMBER	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Institut fur Technische Informatik, Vienna University of Technology				8. PERFORMING ORGANIZATION REPORT NUMBER	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)				10. SPONSOR/MONITOR'S ACRONYM(S)	
				11. SPONSOR/MONITOR'S REPORT NUMBER(S)	
12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release, distribution unlimited					
13. SUPPLEMENTARY NOTES See also ADM00001742, HPEC-7 Volume 1, Proceedings of the Eighth Annual High Performance Embedded Computing (HPEC) Workshops, 28-30 September 2004 Volume 1., The original document contains color images.					
14. ABSTRACT					
15. SUBJECT TERMS					
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF ABSTRACT UU	18. NUMBER OF PAGES 40	19a. NAME OF RESPONSIBLE PERSON
a. REPORT unclassified	b. ABSTRACT unclassified	c. THIS PAGE unclassified			

- ◆ Introduction
- ◆ Federated versus Integrated Architecture
- ◆ The Challenge
- ◆ The Time-Triggered Architecture
- ◆ Fault Tolerance in the TTA
- ◆ Conclusion

Examples of Safety Critical Systems--No Backup

Fly-by-wire Airplane: There is no mechanical or hydraulic connection between the pilot controls and the control surfaces.



Drive-by-wire Car: There is no mechanical or hydraulic connection between the steering wheel and the wheels.



The 10^{-9} Challenge

- ◆ **Critical system services must be more reliable than any one of the components:** *e.g., System Dependability 1 FIT--Component dependability 1000 FIT (1 FIT: 1 failure in 10^9 hours)*
- ◆ **Architecture must be distributed and support fault-tolerance** to mask component failures.
- ◆ System as a whole is **not testable** to the required level of dependability.
- ◆ The safety argument is based on a **combination of experimental evidence** about the expected failure modes and failures rates of **fault-containment regions (FCR)** and a **formal dependability model** that depicts the system structure from the point of view of dependability.
- ◆ **Independence** of the FCRs is a critical issue.

Independence of FCRs

The independence of failures of different FCRs is the most critical issue in the design of an ultra-dependable system.

There are two basic mechanisms that compromise the independence of FCRs

- ◆ Missing fault isolation among the FCRs
- ◆ Error propagation--the consequences of a fault, the *ensuing error*, propagates to a healthy FCR by an erroneous message.


Federated Architecture

In a *federated architecture* each *Distributed Application Subsystem* (DAS) is implemented on its own stand-alone *distributed hardware base*, consisting of *nodes* dedicated to jobs and physical communication channels (a network) among the nodes.

This has the following consequences:

- ◆ Each DAS is physically separated from other DASes
- ◆ Clear boundaries of responsibility and error propagation
- ◆ Limited sharing of hardware and communication resources--many nodes and networks.
- ◆ Integration of functions difficult--multiple sensors necessary
- ◆ In a large system there are many nodes and communication links (physical contact points).

Examples of DASes Onboard a Car



Integrated Architecture

A number of technical and economic advantages could be realized if the different DASes were integrated into a single architecture

- ◆ Cost savings by the reduction of nodes, sensors and wiring points (results also in an increase in hardware reliability).
- ◆ Better integration of functions--more flexibility
- ◆ Implementation of fault tolerance simplified

But


- ◆ Independence of individual DAS compromised--increased potential of error propagation from one DAS to another DAS
- ◆ Integration increases complexity and diagnostics
- ◆ Allocation of responsibility more difficult

The Challenge

The ideal future avionics systems would combine the complexity management advantages of the federated approach, but would also realize the functional integration and hardware efficiency benefits of an integrated system.


Hammett Robert. *Flight Critical Electronics System Design*, IEEE AESS Systems Magazine, June 2003, p.32

From a Federated to an Integrated Architecture



Federated Architecture:
 “Every functions has its own ECU”

Integrated Architecture:
 Backbone Network with
 integrated fault-tolerance
 Intelligent Sensors and Actuators
 connected by field-buses



The Time-Triggered Architecture (TTA)

provides an execution environment for real-time applications. It is

- ◆ a *distributed architecture that support fault tolerance*, where a node can be a single chip computer (SoC).
- ◆ It provides a *fault-tolerant global time-base* of high precision at every node.
- ◆ an *integrated architecture*, where different application subsystems (DAS) up to the *highest criticality class* can be integrated into a single framework.
- ◆ a *platform architecture* that provides technology invariant interfaces to the application software.
- ◆ a *generic architecture*, which can be deployed in different application domains (e.g., automotive, aerospace, train signaling, process control, multimedia) where real-time performance is an issue.

Kopetz, H, Bauer, G. , The Time-Triggered Architecture, Proc. of the IEEE, Jan 2003, Vol 91 p. 112-126


History of the TTA

The TTA has been developed over a time-frame of more than 20 years:

- ◆ Started in 1979 at the Technical University of Berlin and continued at the Technical University of Vienna since 1982.
- ◆ More than 50 Mio US \$ have been invested in the TTA.
- ◆ The TTA is presently deployed in industrial applications at
 - Aerospace Applications (Honeywell)
 - Railway Signalling (Alcatel)
 - Automotive *Drive-by-Wire* Prototypes (many companies)
- ◆ On July 1, 2004 the three-year European Integrated Project DECOS (about 15 Mio US \$) was started to further develop the TTA.


Fault Tolerant *Sparse* Time Base in the TTA

If the occurrence of events is restricted to some active intervals with duration π with an interval of silence of duration Δ between any two active intervals, then we call the timebase π/Δ -sparse, or sparse for short.



In a sparse time base, instants can be represented by integers.

Standardized Time Format in the TTA




Reduce format for a sixteen bit time-stamp horizon 2^{-2} seconds, granularity 2^{-18} seconds


If desired for efficiency reasons, a shorter time-stamp can be extracted from this global time representation as shown above.

If periods are *power-of-two compatible* to the full second, a single bit (*the periodicity bit*) can be used to denote the periodicity of an activity. The phase of the *start-of-period* can be denoted by the bit pattern to the right of the periodicity bit.


The TTA is a *Platform* Architecture




Fault Hypothesis in the TTA



Approach to Safety: The *Swiss-Cheese* Model



Fault Containment vs. Error Containment




Error Containment Region (ECR) in the TTA

In a distributed computer system the consequences of a fault, the ensuing error, can propagate outside the originating FCR (Fault Containment Region) by an **erroneous message** of the faulty node to the environment.

- ◆ A propagated error **invalidates** the independence assumption.
- ◆ The error detector must be in a **different FCR** than the faulty unit.
- ◆ Distinguish between error detection in the **time-domain** and error detection in the **value domain**.
- ◆ In the TTA, **error detection in the time-domain is performed by the architecture** and error detection in the value domain must be done by the application (TMR).
- ◆ TMR requires replica determinism at all levels.

TMR Structure for Safety-Critical Tasks



State

In order to flush out *quasi-permanent state errors* caused by a transient fault, the state must be periodically subject to voting.

Fault Hypothesis in the TTA w.r.t. Physical Faults

- i. **A Node Computer** forms a single FCR that can fail in an arbitrary failure mode (it is not possible to implement two independent FCRs on the same die).
- ii. **A communication channel** including the central guardian forms a single FCR that can fail to distribute messages but cannot generate messages on its own.
- iii. **A central guardian in the communication system** transforms (SOS) failures to fail-silent failures in the temporal domain.
- iv. **Error detection** is performed by a membership and clique avoidance algorithms.
- v. **The system can recover** from a single failure within two TDMA rounds.

Assumption about the Frequency of Faults of SoCs:²²

Assumed Behavioral Hardware Failure Rates (Orders of Magnitude):

Type of Failure	Failure Rate in Fit	Source
Transient Node Failures (fail silent)	<1 000 000 Fit (MTTF > 1000 hours)	Neutron bombardment Aerospace
Transient Node Failure (non-fail silent)	<10 000 Fit (MTTF > 100 000)	Fault Injection Experiments
Permanent Hardware Failures	<100 Fit (MTTF > 10 000 000)	Automotive Field Data

Tendency: Increase of Transient Failures


Experimental Evidence

Millions of fault injection experiments have been carried out on the TTA over a period of more than ten years with the support of the EU:

- ◆ Software based (TU Vienna, Austria)
- ◆ Alpha Particle (Chalmers University, Sweden)
- ◆ VLSI-model based (Univ. of Valencia, Spain, Carinthia Tech, Austria)
- ◆ Pin Level (LAAS, Toulouse, France, Univ. of Valencia, Spain)

Error Detection in the temporal domain	Ratio of fail-silent to non-fail-silent failures	Experimental Evidence
No Error Detector	50:1	FI Measurements in PDCS Project
Local Guardian	1000: 1	Fault Injection FIT Project
Autonomous Central Guardian	no non-fail silent failure observed so far	Fault Injection in FIT/NEXT TTA

Transient Faults may cause Permanent State Errors²⁴



The interaction of a transient hardware fault with the state can cause a quasi-permanent state error: state erosion

Transient failures MTTF: 1000 hours


Permanent failures MTTF: > 1 000 000 hours

The Cause of a Transient Fault

We have identified the following possible causes of a transient fault


- ◆ **External Disturbances**, e.g., high energy radiation (hardware)
- ◆ **Internal Degradation of the chip hardware**: e.g., corrosion of a PN junction (hardware)
- ◆ **Heisenbugs**, e.g., design error in the synchronization of processes (software)

COTS Board SEU Map



SAA: South American Anomaly

Intermittent Failures of a Chip causes Transients



More than half of the transients may be caused by intermittents.

The Distinction between *Bohrbugs* and *Heisenbugs**

- ◆ *Bohrbugs* are design errors in the software that cause reproducible failures. E.g., a logic error in a program.
- ◆ *Heisenbugs* are design errors in the software that seem to generate quasi-random failures. E.g., a synchronization error that will cause the occasional violation of an integrity condition.
- ◆ From a phenomenological point of view, a failure that is caused by a *Heisenbug* cannot be distinguished from a failure caused by transient hardware malfunction.
- ◆ Experience shows that it is much more difficult to find and eliminate the *Heisenbugs* than it is to eliminate the *Bohrbugs* from a large software system.

*J. Gray, "Why do Computers Stop and What can be done about it?," Proc. 5th Symp. on Reliability in Distributed Software and Database Systems, Los Angeles, CA, USA, 1986


The Replacement Strategy

- ◆ From the observation of a transient failure of a node, it *impossible* to identify in a *single function node* the cause of the transient.
- ◆ It is possible to reason about the cause of the transient if a *population of nodes* is observed over time.
- ◆ It is also possible to reason about the cause of the transient if the malfunctions of a *single multifunction node* are observed over time.

Mixed-Criticality TTA Node

Mixed-Criticality Node
with 6 Partitions,
controlled by connector
units.

The two safety-critical
partitions depend on the
correctness of the
Basic Connector Unit only



malign failures

DAS 1 Safety Critical

DAS 2 Safety Critical

benign failures


DAS 3

DAS 4

Critical Parts of a Mixed-Criticality TTA Node

Mixed-Criticality Node
with 6 Partitions,
controlled by connector
units.

The two safety-critical
partitions depend on the
correctness of the
Basic Connector Unit only



malign failures

DAS 1 Safety Critical


DAS 2 Safety Critical

benign failures

DAS 3

DAS 4

Modular Certification of the Critical Parts



Each unit
can be certified
in isolation
from each other
unit.


Unintended
interactions are
avoided by
design.

Integration in the TTA


The TTA provides a distributed execution environment for the different DASes with the following properties:

- ◆ A job is encapsulated in a partition of a node. A node can support many partitions.
- ◆ A job communicates to its environment by the network or by a private I/O interface.
- ◆ One or more separated virtual communication channel with specified temporal properties is allocated to each DAS to link the ports of the DAS.
- ◆ A physical wire can host many different virtual networks with *a priori* known temporal properties.
- ◆ Different DASs can interact via a virtual gateway.

Example: Private Semivirtual CAN of a DAS



Blue nodes are connected by a virtual CAN networks



Hidden physical gateway

Two-level Design Methodology in the TTA

A two level design methodology that is supported by tools from TTTech, a spinoff company from the TU Wien (www.tttech.com):

System Level specifies the interactions among components by designing the **Temporal Firewall Interfaces:**

- ◆ Data items that are exchanged among the subsystems
- ◆ Instants when the TT communication system accesses the data
- ◆ Abstract model of the meaning of the data.


Component Level is concerned with the detailed Software Design:

- ◆ The host computer provides the intended function, taking the available **temporal firewall** specifications as constraints.
- ◆ Validation of a component with respect to the temporal firewalls can be performed in isolation.

PIM vs. PSM of a DAS

- ◆ The the platform independent model of a DAS consists of a set of *Jobs* that communicate via *interfaces* containing *ports*, connected to a *virtual communication channel*.
- ◆ The platform specific model (PSM) of a DAS is a model where the jobs have been assigned to partitions of nodes and the virtual channels to physical TT channels.
- ◆ The development of the PSM is constrained by
 - Dependability requirements (replicated jobs must be in partitions of independent FCRs)
 - The resource constraints of the nodes
 - The resource constraints of the physical TT channels

Model-Driven Design



Diagnostic Subsystem of the TTA

- ◆ Independent DAS that collects and evaluates diagnostic information on line
- ◆ Two sources of diagnostic information
 - **System Based:** out of norm assertions, message loss, restart, difficulties in agreement, failures that are masked by fault tolerance
 - **Application based:** jobs generate diagnostic information based on their application know how (e.g., sensor behavior)
- ◆ Diagnostic information is evaluated on-line by a diagnostic job

Future Developments

At present, the TTA uses the TTP/C protocol chips which support transmission speeds of up to 25 Mbits/second.

We are extending the TTA to higher speeds on TT Ethernet:

- ◆ Distinguishes between two traffic classes: TT and ET
- ◆ ET is fully compatible with standard Ethernet
- ◆ TT traffic is standard Ethernet format but routed through the switch with constant delay ($< 5 \mu\text{sec}$) and minimal jitter ($< 1 \mu\text{sec}$)
- ◆ First version of TT Ethernet switch available before end of 2004.
- ◆ Gigabit Ethernet System under consideration.

Conclusion: Benefits of the TTA

The TTA is an *integrated architecture* for the implementation of large distributed real-time control system in high-dependability applications.

The TTA realizes the *positive aspects of integration* such as

- ◆ significant reduction of the software cost by the strong support for composability, diagnosis, and the reuse of services.
- ◆ significant reduction of the hardware cost and of the wiring points (reliability improvement)
- ◆ architectural support of the implementation of fault tolerance
- ◆ increased potential and flexibility of function integration

while minimizing the *negative impact of integration*

- ◆ error propagation from one DAS to another DAS
- ◆ blurring of responsibility during system integration
- ◆ difficulties in diagnostics.